

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

FIG. 1A





FIG. 1B



Robert J. Depke, Holland & Knight LLC - (312) 263-3600

2 / 18

FIG. 2A

*DEVICE STRUCTURE {


- VGA-COMPATIBLE CMOS SENSOR (APPROX. 0.3 MILLION PIXELS)
- CLOCK FREQUENCY: 6MHz (FRAME RATE 13.3fps)
- UNIT PIXEL IN 3-TRANSISTOR STRUCTURE
- PIXEL PITCH 4.1 μ m

*DRIVE CONDITION {

- POWER VOLTAGE 3.0V
- TRANSFER GATE DRIVE VOLTAGE HAVING VARIABLE LOW LEVEL
- OTHER DRIVING TO THE PIXEL BY 0V AND POWER VOLTAGE (3.0V)


FIG. 2B

TEK RUN AVERAGE

M: 20.0 μ s 250MS/s



A: CH4/1.64V

B: CH3/1.57v

FIG. 3

Robert J. Depke, Holland & Knight LLC - (312) 263-3600

4 / 18

FIG. 4A**FIG. 4B**

Robert J. Depke, Holland & Knight LLC - (312) 263-3600

5 / 18




FIG. 5A**FIG. 5B**


FIG. 6



Robert J. Depke, Holland & Knight LLC - (312) 263-3600

7 / 18


FIG. 7



Robert J. Depke, Holland & Knight LLC - (312) 263-3600

8 / 18


FIG. 8



Robert J. Depke, Holland & Knight LLC - (312) 263-3600

9 / 18

FIG. 9



Robert J. Depke, Holland & Knight LLC - (312) 263-3600

10 / 18

FIG. 10




FIG. 11A




FIG. 11C





FIG. 11B



12 / 18

EXAMPLE OF BUFFER FINAL-STAGED NMOS W/L (FOR PIXEL-COUNT VGA CLASS)

	USUAL DESIGN (FALL OF SEVERAL ns OR LESS)	EMBODIMENT DESIGN (PRACTICAL VALUE AT FALL OF 40-10ns)
BUFFERS PRESENT ON EACH COLUMN	10/0.6	1/0.6-1/20 (USUAL RATIO 1/10 OR LESS)
BUFFERS PRESENT AT BOTH ENDS OF EACH ROW	6/0.6	1/1-1/20 (USUAL RATIO 1/10 OR LESS)
DRIVING DRN LINES ON THE PIXEL-REGION ENTIRE SURFACE BY ONE BUFFER	5000/0.6	500/0.6-2/20 (USUAL RATIO 1/10 OR LESS)

FIG. 12A





FIG. 12B



13 / 18

FIG. 13A




FIG. 14B




FIG. 15A





FIG. 15B



16 / 18

The circuit diagram shows a dashed box labeled 150 containing a 'LEVEL SHIFTER' block 160 and an inverter block 161. An 'INPUT PULSE HAVING LOW LEVEL OF GND' enters block 160 from the right. The output of block 160 connects to block 161. The output of block 161 is labeled 'TO 55' and 'OUTPUT AS PULSE HAVING LOW LEVEL OF NEGATIVE VOLTAGE'. A 'NEGATIVE VOLTAGE GENERATING CIRCUIT (CHARGE PUMP)' 162 is connected to the input of block 160 and the output of block 161 via a common line.

FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19A




FIG. 19B

